Exploiting algorithmic-level memory parallelism in distributed logic-memory architecture through hardware-assisted dynamic graph (abstract only).

Yu Bai, Abigail Fuentes-Rivera, Mingjie Lin, Mike Riera

Browse the full FPGA paper archive.