A Deep-Reinforcement-Learning-Based Scheduler for High-Level Synthesis.

Hongzheng Chen, Minghua Shen

Browse the full FPGA paper archive.