Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
FPGA
/
Paper
A 17ps time-to-digital converter implemented in 65nm FPGA technology.
Claudio Favi
,
Edoardo Charbon
Venue
A
FPGA
Year
2009
Proceedings
FPGA
DBLP record
conf/fpga/FaviC09 ↗
Browse the full
FPGA paper archive
.