An FPGA based SDRAM controller with complex QoS scheduling and traffic shaping (abstract only).

Sven Heithecker, Rolf Ernst

Browse the full FPGA paper archive.