Using an FPGA coprocessor for improving execution speed of TRT-LUT: one of the feature extraction algorithms for ATLAS LVL2 trigger.

Christian Hinkelbein, Andrei Khomich, Andreas Kugel, Reinhard Mnner, Matthias Mller

Browse the full FPGA paper archive.