Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
FPGA
/
Paper
200 MS/s ADC implemented in a FPGA employing TDCs.
Harald Homulle
,
Francesco Regazzoni
,
Edoardo Charbon
Venue
A
FPGA
Year
2015
Proceedings
FPGA
DBLP record
conf/fpga/HomulleRC15 ↗
Browse the full
FPGA paper archive
.