A 100 MHz PLL Implemented on a 100K Gate Programmable Logic Device (Abstract).

David Jefferson, Srinivas Reddy, Christopher Lane, Ninh Ngo, Wanli Chang, Manuel Mijia, Ketan Zaveri, Cameron McClintock, Richard Cliff

Browse the full FPGA paper archive.