Reduction of Latency and Resource Usage in Bit-Level Pipelined Data Paths for FPGAs.

Peter Kollig, Bashir M. Al-Hashimi

Browse the full FPGA paper archive.