Novel FPGA clock network with low latency and skew (abstract only).

Lei Li, Jian Wang, Jinmei Lai

Browse the full FPGA paper archive.