Timing verification of dynamically reconfigurable logic for the xilinx virtex FPGA series.

Ian Robertson, James Irvine, Patrick Lysaght, David Robinson

Browse the full FPGA paper archive.