A pipelined binary tree as a case study on designing efficient circuits for an FPGA in a bram aware design.

David Sheldon, Frank Vahid

Browse the full FPGA paper archive.