Automatic generation of high-performance multipliers for FPGAs with asymmetric multiplier blocks.

Shreesha Srinath, Katherine Compton

Browse the full FPGA paper archive.