A constant array multiplier core generator with dynamic partial evaluation architecture selection (abstract only).

Bo Yang, Nikhil Joshi, Ramesh Karri

Browse the full FPGA paper archive.