Securing netlist-level FPGA design through exploiting process variation and degradation.

Jason Xin Zheng, Miodrag Potkonjak

Browse the full FPGA paper archive.