Find the real speed limit: FPGA CAD for chip-specific application delay measurement.

Ibrahim Ahmed, Shuze Zhao, Olivier Trescases, Vaughn Betz

Browse the full FPL paper archive.