Speed Optimization of the ALR Circuit Using an FPGA with Embedded RAM: A Design Experience.

Sameh W. Asaad, Kevin W. Warren

Browse the full FPL paper archive.