FPL Demo: Logic Shrinkage: A Neural Architecture Search-Based Approach to FPGA Netlist Generation.

Marie Auffret, Erwei Wang, James J. Davis

Browse the full FPL paper archive.