Skip to content

An IEEE 754-2008 Decimal Parallel and Pipelined FPGA Floating-Point Multiplier.

Malte Baesler, Sven-Ole Voigt, Thomas Teufel

VenueBFPL
Year2010
ProceedingsFPL

Browse the full FPL paper archive.