Core-Based Reusable Architecture for Slave Circuits with Extensive Data Exchange Requirements.

Unai Bidarte, Armando Astarloa, Aitzol Zuloaga, Jaime Jimenez, Iigo Martnez de Alegra

Browse the full FPL paper archive.