A Novel FPGA Design Acceleration Methodology Supported by a Unique RP Platform for Fast and Easy System Develpoment.

Carsten Bieser

Browse the full FPL paper archive.