A Novel Partial Bitstream Merging Methodology Accelerating Xilinx Virtex-II FPGA Based RP System Setup.

Carsten Bieser, Martin Bahlinger, Matthias Heinz, Christian Stops, Klaus D. Mller-Glaser

Browse the full FPL paper archive.