An FPGA implementation of a phylogenetic tree reconstruction algorithm using an alternative second-pass optimization.

Henry Block, Tsutomu Maruyama

Browse the full FPL paper archive.