An FPGA hardware implementation approach for a phylogenetic tree reconstruction algorithm with incremental tree optimization.

Henry Block, Tsutomu Maruyama

Browse the full FPL paper archive.