A dedicated DMA logic addressing a time multiplexed memory to reduce the effects of the system bus bottleneck.

Claudio Brunelli, Fabio Garzia, Carmelo Giliberto, Jari Nurmi

Browse the full FPL paper archive.