Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
FPL
/
Paper
Implementation of a Successive Erasure BCH(16, 7, 6) Decoder and Performance Simulation by Rapid Prototyping.
Thomas Buerner
Venue
B
FPL
Year
2002
Proceedings
FPL
DBLP record
conf/fpl/Buerner02 ↗
Browse the full
FPL paper archive
.