Generalizing Square Attack using Side-Channels of an AES Implementation on an FPGA.

Vincent Carlier, Herv Chabanne, Emmanuelle Dottax, Herv Pelletier

Browse the full FPL paper archive.