Efficient Modular-Pipelined AES Implemenation in Counter Mode on ALTERA FPGA.

Franois Charot, Eslam Yahya, Charles Wagner

Browse the full FPL paper archive.