Skip to content

Improving autonomous soft-error tolerance of FPGA through LUT configuration bit manipulation.

Anup Das, Shyamsundar Venkataraman, Akash Kumar

VenueBFPL
Year2013
ProceedingsFPL

Browse the full FPL paper archive.