A Digital Root Based Modular Reduction Technique for Power Efficient, Fault Tolerance in FPGAs.

Richard Dorrance, Andrey Belogolovy, Hechen Wang, Xue Zhang

Browse the full FPL paper archive.