High-Level Area and Performance Estimation of Hardware Building Blocks on FPGAs.

Rolf Enzler, Tobias Jeger, Didier Cottet, Gerhard Trster

Browse the full FPL paper archive.