Migration from Schematic-Based Designs to a VHDL Synthesis Environment.

Michael Gschwind, Christian Mautner

Browse the full FPL paper archive.