Automated Method to Generate Bitstream Intellectual Property Cores for Virtex FPGAs.

Edson L. Horta, John W. Lockwood

Browse the full FPL paper archive.