Improved Abstractions and Turnaround Time for FPGA Design Validation and Debug.

Yousef Iskander, Cameron D. Patterson, Stephen D. Craven

Browse the full FPL paper archive.