An FPGA Solver for SAT-Encoded Formal Verification Problems.

Kenji Kanazawa, Tsutomu Maruyama

Browse the full FPL paper archive.