An asynchronous bus bridge for partitioned multi-soc architectures on FPGAs.

Daniel Kliem, Sven-Ole Voigt

Browse the full FPL paper archive.