A novel SRAM-based FPGA architecture for efficient TMR fault tolerance support.

Konstantinos Kyriakoulakos, Dionisios N. Pnevmatikatos

Browse the full FPL paper archive.