Address Generation for FPGA RAMs for Efficient Implementation of Real-Time Video Processing Systems.

Najeem Lawal, Benny Thrnberg, Mattias O'Nils

Browse the full FPL paper archive.