FPGA Implementation of an Area-Time Efficient FIR Filter Core Using a Self-Clocked Approach.

J. Javier Martnez, F. Javier Toledo, F. Javier Garrigs, Jos Manuel Ferrndez de Vicente

Browse the full FPL paper archive.