FPGA Implementation of an Extended Binary GCD Algorithm for Systolic Reduction of Rational Numbers.

Bogdan Matasaru, Tudor Jebelean

Browse the full FPL paper archive.