High-Level Hierachical HDL Synthesis of Pipelined FPGA-Based Circuits Using Synchronous Modules.

R. Bruce Maunder, Zoran A. Salcic, George G. Coghill

Browse the full FPL paper archive.