An Implementation Technique of Multi-Cycled Arithmetic Functions For a Dynamically Reconfigurable Processor.

Miwa Miyata, Hideyuki Tsuchiya, Yuichiro Shibata, Kiyoshi Oguri

Browse the full FPL paper archive.