A Speed-Up Technique for Synchronous Circuits Realized as LUT-Based FPGAs.

Toshiaki Miyazaki, Hiroshi Nakada, Akihiro Tsutsui, Kazuhisa Yamada, Naohisa Ohta

Browse the full FPL paper archive.