On measurement of impact of the metallization and FPGA design to the changes of slice parameters and generation of delay faults.

Petr Pfeifer, Zdenek Plva

Browse the full FPL paper archive.