Implementing High-Speed Double-Data Rate (DDR) SDRAM Controllers on FPGA.

Eduardo Picatoste-Olloqui, Francisco Cardells-Tormo, Jordi Sempere-Agull, Atil Herms-Berenguer

Browse the full FPL paper archive.