Reconfiguration-based time-to-digital converter for Virtex FPGAs.

ngel Quirs-Olozbal, Juan Manuel Barrientos-Villar, Ma de los ngeles Cifredo Chacn

Browse the full FPL paper archive.