URAM-Based Asynchronous FIFO Design for Improved Throughput and FPGA RAM Usage.

Martim Rosado, Pedro Toms, Nuno Roma, Andr David

Browse the full FPL paper archive.