Power Dissipation Driven FPGA Place and Route Under Delay Constraints.

Kaushik Roy, Sharat Prasad

Browse the full FPL paper archive.