An Evaluation of Selective Depipelining for FPGA-Based Energy-Reducing Irregular Code Coprocessors.

Jack Sampson, Manish Arora, Nathan Goulding-Hotta, Ganesh Venkatesh, Jonathan Babb, Vikram Bhatt, Steven Swanson, Michael Bedford Taylor

Browse the full FPL paper archive.