A High Speed, Low Memory FPGA Based LDPC Decoder Architecture for Quasi-Cyclic LDPC Codes.

Paul Saunders, Anthony D. Fagan

Browse the full FPL paper archive.