Performance and Area Modeling of Cmplete FPGA Designs in the Presence of Loop Transformations.

K. R. Shesha Shayee, Joonseok Park, Pedro C. Diniz

Browse the full FPL paper archive.